Might not be pertinent to the conversation but... You might be interested in: http://www.easics.com/webtools/crctool generates VHDL or Verilog from polynomial description - presets for several existing standards -- To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml