[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] mem_if/ ench/verilog/mem_if_bench.v tl/verilog ...

CVSROOT:	/home/oc/cvs
Module name:	mem_if
Changes by:	mihad	03/07/24 14:44:28

Modified files:
	bench/verilog  : mem_if_bench.v 
	rtl/verilog    : mem_if_registered_feedback.v mem_if_sdram_dp.v 
	sim/rtl_sim/run: run_sim.scr 

Log message:
	Cleaned up synthesis issues.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml