[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] can/rtl/verilog can_btl.v

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] can/rtl/verilog can_btl.v
From: OpenCores CVS Agent <cvs@www.opencores.org>
Date: Fri, 20 Jun 2003 13:51:32 -0100
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	can
Changes by:	mohor	03/06/20 13:51:32

Modified files:
	rtl/verilog    : can_btl.v 

Log message:
	Previous change removed. When resynchronization occurs we go to seg1
	stage. sync stage does not cause another start of seg1 stage.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] can/rtl/verilog can_btl.v
Next by Date: [cvs-checkins] oc8051/rtl/verilog oc8051_ram_top.v
Prev by thread: [cvs-checkins] can/rtl/verilog can_btl.v
Next by thread: [cvs-checkins] ethernet/ ench/verilog/tb_eth_defines.v tl/ver ...
Index(es):
- Date
- Thread