[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] can/rtl/verilog can_btl.v

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] can/rtl/verilog can_btl.v
From: OpenCores CVS Agent <cvs@www.opencores.org>
Date: Fri, 20 Jun 2003 13:28:41 -0100
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	can
Changes by:	mohor	03/06/20 13:28:40

Modified files:
	rtl/verilog    : can_btl.v 

Log message:
	When hard_sync or resync occure we need to go to seg1 segment. Going to
	sync segment is in that case blocked.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] oc8051/sim/rtl_sim/run make run_sim.scr
Next by Date: [cvs-checkins] can/rtl/verilog can_btl.v
Prev by thread: [cvs-checkins] can/rtl/verilog can_btl.v
Next by thread: [cvs-checkins] can/rtl/verilog can_btl.v
Index(es):
- Date
- Thread