[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[oc] AC 97 Core Update

To: OpenCores Mailing List <cores@opencores.org>
Subject: [oc] AC 97 Core Update
From: Rudolf Usselmann <rudi@asics.ws>
Date: Tue, 5 Mar 2002 11:54:40 +0700
netsape: http
Organization: ASICS.ws
Reply-To: cores@opencores.org
Sender: owner-cores@opencores.org


I have updated the AC97 IP Core.

The changes are:
1) Fixed threshold bits to match the spec (1/4 & 3/4 was reversed)
2) Many small synthesis fixes (no functional changes)
3) Added "vsr_int" test, to illustrate the usage of interrupt driven
   operation. Also illustrates how different FIFO thresholds and
   sample rates may be used (good example for an interrupt handler).

Cheers,
rudi



--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [oc] VHDL or Verilog?
Next by Date: [oc] FREE simulation models and synthesis models for RAM and ROM
Prev by thread: Re: [oc] FREE simulation models and synthesis models for RAM and ROM
Next by thread: [oc] VHDL or Verilog?
Index(es):
- Date
- Thread