[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[usb] memory buffer

Hi,
  Question on the Function Core.  If I enable 3 endpoints (EP0, EP1, and
EP2) and have 256 bytes of SSRAM, will each endpoint have 84bytes of
memory buffer?  How does the core divide the SSRAM memory buffer between
endpoints, if each endpoint has a different MAX_PL_SZ (maximum
payload/packet size)?

Thanks.
Leo

--
To unsubscribe from usb mailing list please visit http://www.opencores.org/mailinglists.shtml