[oc] functional model

[zhangzhen527@sina.com]

I am writing a functional model about  ip bus interface in veriolog,and I 
need some material like books,electrical documents and source code to 
finish my task.If someone has these kinds of material or had written a 
functional model in verilog,please help me!!thank you  very much!!
my email addr:zhangzhen527@sina.com
                   zhangzhen@hfut.edu.cn
--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml