[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[oc] Wishbone DMA specification

To: "Cores@Opencores. Org" <cores@opencores.org>
Subject: [oc] Wishbone DMA specification
From: "Rudolf Usselmann" <rudi@asics.ws>
Date: Sun, 28 Jan 2001 19:55:58 +0700
Importance: Normal
Reply-To: cores@opencores.org
Sender: owner-cores@opencores.org


Hi !

I have written a WISHBONE DMA/Bridge IP core specification.
As there is no official project for this yet, I have attached
the specification.

Appreciate any comments ...

Thanks,
rudi

Prev by Date: [oc] FreeProc: The Open CPU
Next by Date: [oc] FIFO or shared memory
Prev by thread: Re: [oc] Newbie here, just introducing myself
Next by thread: [oc] FreeProc: The Open CPU
Index(es):
- Date
- Thread