Hi
Igor,
Can
you tell me when the host interface that doesn't use DMA will be
completed? Do you have any preliminary information on it? We are
planning to implement the ethernet core into our ASIC, and the non-DMA interface
will work much better for us. We will be implementing an FPGA version in
about six weeks and then the ASIC after that.
Also,
do you have any timing diagrams that could be added to the ethernet core
documentation? That would be very helpful!
Thanks!
Donna
Hi,
1.
The source address is built from 48 bits like: 01-02-03-04-05-06. You can get
the first 24 bits from the ieee organisation. The other 24
bits are up to you. You can use serial number of the board or something like
that.
2.
It is up to the host to set the destination address and not up to MAC. From
the MAC's point of view the destination address is just part of the packet to
send. Host can use anything for the destination address.
3.
Yes. And that source must add the destination and source address to the data.
I'm writing a host interface that won't use DMA but normal wishbone
cycles to get/store the data.
Regards,
Igor
|