[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] hdlc/DOCS hdlc_project.tex

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] hdlc/DOCS hdlc_project.tex
From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
Date: Fri, 12 Jan 2001 21:31:18 +0100
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	hdlc
Changes by:	khatib	01/01/12 21:31:17

Modified files:
	DOCS           : hdlc_project.tex 

Log message:
	WishBone bus interface corrected

Prev by Date: [cvs-checkins] hdlc/CODE LIBS/hdlc_components_pkg.vhd RX/CORE ...
Next by Date: [cvs-checkins] Import
Prev by thread: [cvs-checkins] wb_verilog/. wb_master.v
Next by thread: [cvs-checkins] hdlc/CODE LIBS/hdlc_components_pkg.vhd RX/CORE ...
Index(es):
- Date
- Thread