head 1.1;
branch 1.1.1;
access ;
symbols initial:1.1.1.1 diogenes:1.1.1;
locks ; strict;
comment @# @;
1.1
date 2008.01.16.19.01.32; author fellnhofer; state Exp;
branches 1.1.1.1;
next ;
commitid 122547a751ef4567;
1.1.1.1
date 2008.01.16.19.01.32; author fellnhofer; state Exp;
branches ;
next ;
commitid 122547a751ef4567;
desc
@@
1.1
log
@Initial revision
@
text
@
Xilinx Design Summary
RS232 Project Status |
Project File: |
rs232.ise |
Current State: |
New |
Module Name: |
sc_uart |
|
|
Target Device: |
xc3s500e-5fg320 |
|
|
Product Version: |
ISE 9.1i |
|
So 11. Nov 12:36:46 2007 |
RS232 Partition Summary |
No partition information was found. |
Detailed Reports |
Report Name | Status | Generated |
Errors | Warnings | Infos |
Synthesis Report | | | | | |
Translation Report | | | | | |
Map Report | | | | | |
Place and Route Report | | | | | |
Static Timing Report | | | | | |
Bitgen Report | | | | | |
@
1.1.1.1
log
@
@
text
@@