
,

|

,

| ' ~

In this document, the terms *LSB* and *MSB*,

|

the interrupt status to Mode 0. During reset time, the address and data bus go to a high-impedance state, and all control output signals go to the inactive state. Notice that $\overline{\text{RESET}}$

|

,

|

,

,

|

,

,

|

,

,

,

|

|

,

|

,

|

,

,

|

,

,

| ,

16 ; a low order bits of multiplier
17 ;

|

,

,

|



|

,

,

,

|

,

,

|

|

,

,

|

,

,

|

,

|

,

u
Type A B C D E F L
of
Rotate
Shift

,

Rest
Bit
RES

0

C8

C8

C8

C8

C8

C8

C8

C8

DD
C8

FD
C8

|

,

,

IN A OUT n A

NOF

†

j

†

[

|

,

,

|

,

|

,

,

,

|

,

←

,

,

|

,

,

,

|

,

|

,

←

|

,

←

|

,

,

,

←

6 20 (4, 4, 3, 3, 3, 3) 5.00

442EH

|

,

←

69

|

,

|

,

←

←

,

,

|

|

,

|

,

|

,

,

|

,

,

|

,

|

,

←

|

,

B	000
C	001
D	010
E	011
H	100
L	101
A	111

,

,

|

,

←

|

,

,

B	000
C	001

|

,

|

,

|

,

←



|

,

← -

,

|

,

,

|

,

,

|

,

,

|

,

,

B 000
C 001
D 010
E 011
H 100
L 101
A 111

|

,

SRA (IX+3H)

7	6	5	4	3	2	1	0
1	1	0	1	1	1	0	0

,

SRL (1Y+d) 6 23 (4, 4, 3, 5, 4, 3) 5.75

fq

f

,

,



,

2004H

2000H

BIT 6, (IX+4H)

|

,

,

|

,

←

,

|

,

480 30 ← PC after jump
481 00

,

,

|

,

,

|

,

|

,

|

,

|

,

←

←

←

←

,

,

,

|

|

,

←

←

←



|

,

← ←



| ,

07H

03H

1000H

1000H

51H

1001H

A9H

1002H

03H

OTIR

|

,

